AN2239

Author: Dennis Seguine
Associated Project: No
Associated Part Family: CY8C24/27/28/29xxx
Software Version: NA
**Associated Application Notes**: AN2095, AN2219

Abstract

AN2239 outlines the features and performance of each type of analog to digital converter available in PSoC® 1, and gives guidance for selecting the most suitable converter for an application. Links to example projects for several types of converters are provided. Design guidance for PSoC® 3 and PSoC® 5 can be found in the component data sheets for these devices.

Introduction

Most PSoC applications use an analog to digital converter (ADC). PSoC® Designer™ presents several ADCs with different resolutions, sampling rates, signal to noise ratios (SNR), and resource utilization. This is evident in the ADC selection window of PSoC Designer Version 5.1, shown in Figure 1.

Figure 1 PSoC Designer 5.1. ADC Choices

This application note gives a brief review of the operation of each type of ADC. It is also a guide for selecting which converter is most suitable to the PSoC-based system being designed. For an overall understanding, read the entire application note. For a quick guide to converter selection, go to the Selection Rules section on page 9 of this application note.

Some ADCs may be found in the Legacy user module section in PSoC Designer 5.1.

ADCs in PSoC 3 / PSoC 5

PSoC 3 (CY8C32/34/36/38xxx) utilizes a single highly-configurable high speed delta sigma converter.

PSoC 5 (CY8C52/53/54/55xxx) utilizes the same delta sigma converter as PSoC 3 and a pair of high speed 12 bit SAR converters.

Refer to ADC data sheets in PSoC Creator for usage instructions in these applications:

http://www.cypress.com/?id=2232&rtID=377

ADC Basics

Conversion of an analog signal to a digital representation requires regularity and precision for useful data. Here are some definitions to start with:

Range

Range is the difference between the minimum and maximum values measured by the ADC. In PSoC, this is set by the references set in the Global Resource window of PSoC Designer.

Signals that are based on absolute voltages, such as power supply monitors or remote sensors, generally use a reference setting based on the PSoC device's internal bandgap. This includes the reference 2*VBG ± VBG (1.3 to 3.9 V) for differential or analog ground referenced signals, and VBG ± VBG (0 to 2.6 V) for 3.3 V systems with signals that are referenced to Vss. Signals that come from sensors or systems where the sensitivity is determined by supply voltage generally use the reference setting of Vdd/2 ± Vdd/2. As a result, when the supply voltage changes, the ADC scale changes with it.

PSoC can also use user-supplied analog ground and reference signals. For a more complete discussion of ground and references structures, refer to application note AN2219, "Analog - Selecting PSoC Ground and Reference."

Resolution

Resolution is the difference between successive measured levels, determined by the range of the ADC divided by the number of counts, typically 2^n-1. For example, a 10-bit ADC with scale from 0 to Vdd = 5.0 V has a resolution of 5.0 V/1023 = 4.89 mV per bit. Some converters can be configured for resolution not equal to 2^n-1. These may be useful when precise sample rates are required.

To illustrate the low end of the resolution scale, the comparator shown in Figure 2 is a 1-bit converter.

Figure 2 The Simplest 1-Bit ADC

The measured value is either above the threshold or it is not, which is a one-bit decision.

An ADC can be constructed from a number of comparators; this topology is commonly called a "flash" converter, not to be confused with flash memory, and is shown in Figure 3. In PSoC, there is a maximum of four comparators, one for each column. This limits the resolution to one part in five, a 2.3-bit ADC.

Figure 3 Flash Converter Topology in PSoC

This converter is as fast as the comparator decision time, typically less than one microsecond. It can be extended to a very large number of comparators with sufficient chip real estate and power. An 8-bit comparator-based ADC requires 255 comparators and priority encoder logic. This technique is used in ultra high-speed converters, typically for video applications. It is not an efficient use of PSoC resources, but it illustrates that very high speeds are possible with very dedicated resources.

Sample Rate

Sample rate is the number of times in a second that ADC data is obtained. When the ADC's data is gathered by triggering individual samples, the trigger rate must be less than the maximum sample rate. The sample rate is in "samples per second," not Hz. Sample rates vary widely depending on the topology of the converter, the resolution selected, and the power settings of the analog blocks used. The practical limit of a PSoC ADC is the ability to do something with the data. The PSoC device's four MIPS do not allow a great deal of multiple channels parallel processing on high resolution (that is, > 8 bit) data.

ADC Modulators

Incremental and delta sigma ADCs use a switched capacitor analog block configured as a combined integrator and comparator. One feature of this topology is the analog modulator that integrates the reference with a polarity based on the output state of the comparator. A second modulator block is added to some converters. This increases the effective integration gain and improves the SNR. This in turn allows a reduction in decimation rate and a corresponding increase in sample rate for a fixed resolution.

PSoC ADC Converter Types

Three basic types of ADCs are implemented in PSoC:

Successive Approximation Register (SAR)

The SAR is formed from a comparator and a digital to analog converter (DAC), as shown in Figure 4.

Figure 4 SAR ADC Block Diagram

At the start of the conversion cycle, the DAC is set to half scale and a comparison is made between V_{IN} and the output of the DAC. With each step, the DAC is updated, the next bit selected, a subsequent comparison made, and the digital value found using a binary search (or "successive approximation") technique. This type of converter is fast, but it uses 100% of the PSoC CPU during the conversion and requires the input to be stable throughout the complete conversion. In dedicated SAR ADCs, this is done with a sample and hold circuit, which is not available and not readily implemented in PSoC.

Incremental

The incremental converters use an integrator and comparator and a pair of references, as shown in Figure 5. The input is integrated on one phase of the clock cycle. The reference is then integrated in the opposite direction in the second phase of the clock cycle. The reference selection, positive or negative, is driven by the comparator, always integrating back to zero. The number of cycles in which the comparator output is positive is counted to obtain the digital result. This is algorithmically equivalent to a dual slope ADC.

Figure 5 Incremental ADC Block Diagram

The incremental ADC makes 2^n comparisons to form an n-bit conversion. The converter integrates the signal over the time of the sample. This has the result of integrating out high frequency noise terms. All PSoC incremental converters are clocked at four times the sample rate; the counter and timer clocks must match the divide by four of the phase clock generator in the analog column. PSoC incremental converters are available in several flavors:

ADCINC12

The ADCINC12 is clocked at four times the sample rate and requires a 14-bit timer and 14-bit counter to implement the 12-bit conversion.

The first two bits of both the timer and counter balance the divide by four in the column clock divider. Two digital blocks implement the lower eight bits of the timer and the lower six bits of the counter. The upper six bits of the timer and counter are implemented in interrupt-driven software.

ADCINC14

The ADCINC14 uses two more timer blocks than the ADCINC12. This enables a 16-bit timer function to be implemented without interrupt-driven software, eliminating the possibility of interrupt latency errors.

ADCINCVR

This is the most flexible PSoC ADC, but it also requires the most code space for a single converter. The sample rate can be finely adjusted using the CalcTime parameter. This allows integration over a full cycle of a periodic waveform, typically a 50- or 60-Hz power cycle.

ADCINC

The ADCINC uses the decimator normally associated with delta sigma converters instead of a counter. This saves one digital block and limits placement to a single instance. This converter is not as easily adjustable with regard to sample rate.

DualADC

The DualADC is an expanded ADCINCVR. Each of the two timing-synchronized converters uses a separate integrator/comparator block and a separate 8-bit counter for the lower six bits of the result. Thus, the DualADC requires one more digital block than the ADCINCVR. The upper bits of the conversion are implemented in a software counter. Much of the firmware in the DualADC API implements the bit manipulation required for the variable resolution feature.

DualADC8

The DualADC8 is a simplified case of the DualADC. By using a single-byte returned value for each of the two results, it saves considerable code space and some calculation time in conversion.

TriADC

The TriADC is an expanded ADCINCVR. Each of the three timing-synchronized converters uses a separate integrator/comparator block and a separate 8-bit counter for the lower six bits of the result. Thus, the TriADC requires two more digital blocks than the ADCINCVR. The upper bits of the conversion are implemented in a software counter. Much of the firmware in the TriADC API implements the bit manipulation required for the variable resolution feature.

TriADC8

The TriADC8 is a simplified case of the TriADC. By using a single byte-returned value for each of the two results, it saves considerable code space and some calculation time in conversion.

The DualADC and TriADC are especially useful in applications where multiple results must be converted simultaneously and multiplexing delays would result in inaccurate results. An example of this application is the calculation of AC power in the PMoCBasic1 Reference Design.

Delta Sigma

The delta sigma ADCs uses the same integrator/comparator topology as the incremental converters. Rather than integrating the comparator output in a counter, the comparator result is processed in a decimator, as shown in Figure 6 on page 4. The decimator double integrates the input at the sample rate. The output of the double integrator is sampled at the decimation rate (typically 1/64 times the sample rate) and subtracted from the last output value, yielding a differential.

The differential process is repeated, still at the decimation rate, resulting in the transfer function:

$$H(z) = \frac{(1 - z^{-M})^2}{(1 - z^{-1})^2} \quad \text{Equation 1}$$

This is a sinc^2 filter. It has the advantage over the incremental converter of generating output data at the decimation rate times the sample rate instead of 2^n times the sample rate. The output at any time includes data from two previous samples. When the input to the Delta Sigma converter is multiplexed, two samples must be processed through to remove old data before the current data is valid. This sets the minimum rate for scanned data.

Figure 6 Delta Sigma ADC Block Diagram

In CY8C25/26xxx and CY8C22/24/27xxx, the difference calculation is completed in software. CY8C29xxx has an improved decimator, which includes the difference function and reduces the calculation load.

DELSIG8

The DELSIG8 uses a single digital block for the timer function and decimates by 64. This ADC has an output rate of 31 ksps for a sample rate of 500 ksps (column clock equal to 2.0 MHz).

DELSIG11

The DELSIG11 uses the same hardware configuration as the DELSIG8, but decimates by 256. It has an output rate of 7.8 ksps for a sample rate of 500 ksps (column clock equal to 2.0 MHz). Faster output rates are possible but sacrifice linearity.

DelSig

The DelSig converter gives a range of decimation rates with a different resolution for each. Topologies that decimate by 32 or 64 use a single digital block, and topologies that decimate by 128 or 256 use two digital blocks. The digital blocks used for timing also implement a programmable PWM. The use of a double modulator improves the SNR and enables a resolution improvement of three bits at any given decimation rate. The improved decimator in the CY8C29xxx family substantially lowers CPU usage at all conversion rates.

Incremental and Delta Sigma Implementation in CY8C28xxx

CY8C28xxx has significantly extended ADC capability by adding three decimators. Up to four incremental or delta sigma ADCs can be clocked individually or in common. The CPU burden for interrupts is relatively light, 3% per ADC. The specifications of the CY8C28xxx ADCs are essentially identical to those of implementation sin CY8C27/29xxx, but with slightly better offset performance due to design improvements in the opamp in the CY8C28xxx switched capacitor blocks. The user selects the ADC combinations as part of user module placement in PSoC Designer.

ADC Tradeoffs

There are many reasons to select a specific ADC. Considerations, listed in the author's order of preference, include:

- Resolution
- Sample Rate
- Percent of CPU Usage
- Start Latency
- Block Count
- Power
- Interrupt Latency
- Gain Errors
- Linearity (INL, DNL)
- Noise
- RAM Consumption
- FLASH Consumption

Resolution

PSoC ADC User Modules range in resolution from 6 to 14 bits. A few ADCs, SAR6, ADCINC12, ADCINC14, DELSIG8, and DELSIG11, have specific resolution. Other converters have programmable resolution. At many resolution points, there are several selections, as shown in Figure 7 on page 5.

An example of resolution choices is the 12-bit incremental converter, available as ADCINC12, ADCINCVR, and ADCINC. All have the same sample rate; each has a significant advantage or disadvantage in applications. The ADCINC12 is subject to errors due to interrupt latency. The ADCINC runs at a fixed rate and uses the decimator instead of a digital block. It is the most resource efficient and eliminates the interrupt latency issue. The ADCINCVR consumes additional digital blocks, but offers more adjustability in sample rate and eliminates the interrupt latency issue.

Figure 7 ADC Resolution Options

Select the resolution based on system requirements; SNR is the key feature of accurate data. All of the incremental and delta sigma ADCs integrate noise and have lower aperture error than the SAR.

Sample Rate

PSoC ADCs are characterized with a data clock of 2.0 MHz and have better linearity at this clock rate than with a data clock of 8.0 MHz, but one-fourth the sample rate. The maximum sample rates for incremental converters are determined by the number of bits. The full range of PSoC ADC sample rate vs. resolution for a data clock frequency of 8.0 MHz is shown in Figure 8. The highest sample rates are attained using double modulator delta sigma converters. The sample rates shown in Figure 8 are maxima.

Figure 8 Maximum Sample Rate vs. Resolution Options

Delta sigma ADCs with double modulators (DS_2) can have significantly higher sample rates than single modulator (DS_1) implementations. While double modulators (INC_2) can yield improved SNR in incremental ADCs over single modulator implementations (INC_1), they yield no improvement in sample rate, as it still takes 2^n samples to complete the conversion.

The ADCINCVR, DualADC, and TriADC sample rates can be adjusted (downwards) by setting the CalcTime parameter in the User Module. DelSig, DELSIG8, and DELSIG11 sample rates can be adjusted by changing the resolution, setting the timer maximum count to a smaller number. An example of this is shown in AN2095, "Algorithm - Logarithmic Signal Companding - Not Just a Good Idea - It is µ-Law".

Percent of CPU Usage

All ADCs require CPU time during data acquisition and for post-acquisition processing. The SAR6's logic stalls the CPU during the conversion. While it has a very short conversion time, it has 100% CPU usage during that time. The incremental converters use a software counter for the upper bits, triggered by the digital block (counter) interrupt. After the 2^n bit count sequence, incremental converters must scale the data, convert it to two's complement or unipolar if required, and direct the output to the A and X registers. In the case of DualADC and TriADC, the output is held in RAM. This data shuffling takes a fixed amount of time so that as the resolution increases and sample time slows, the percentage of time required for the post-acquisition processing drops. This is shown in Figure 9.

Figure 9 CPU Usage vs. Resolution

Low-resolution incremental converters have a higher percentage of CPU usage because they can have higher conversion rates. DelSig converters in the CY8C29xxx are exceptionally CPU-efficient because the type 2 decimator eliminates much of the need for post-acquisition processing.

Start Latency

As mentioned earlier, the delta sigma ADC's output data includes the residue from two previous samples. When multiplexed, the first two samples after the input change will be inaccurate and should be ignored. This is usually done by adding a software sample counter that is used to delay usage of the data until the result is valid. Incremental converters, while considerably slower, do not have this problem. The ADCINC uses the decimator for the counting function, but does not have the start latency since the decimator is reset at the start of the conversion. This eliminates the residue from the previous sample.

Block Count

Incremental and delta sigma ADCs use a timer or PWM to establish timing and sample rate. The ADCINC12 uses a single timer block; the upper bits are implemented in interrupt-driven software. This allows for greater error than a full-length hardware timer, which is not based on interrupts. Higher resolution converters use 16-bit timers or PWMs. The ADCINC14 uses three blocks for the timer. The interrupt load from the upper byte of the counter function in these ADCs does not risk the same interrupt latency error of the ADCINC12. The digital block requirements for all converters are shown in Figure 10. The DelSig converter requires a second digital block for the timer (PWM) function in double modulator ADCs.

Figure 10 Digital Block Count

Single-modulator incremental and delta sigma ADCs require one switched capacitor analog block, double modulator ADCs obviously take two. Use of the double modulator improves the SNR. In the delta sigma ADCs, this SNR improvement enables higher resolution for a given decimation rate or faster conversion.

Power

The dominant power consumption in all PSoC ADCs is the analog blocks. Digital block and clock tree currents represent only a few percent of the analog power.

The analog block power setting must be sufficient to allow the opamp to slew and settle to the accuracy required for the selected conversion resolution; higher resolution requires longer settling. Settling time-induced error is a function of resolution and speed and follows the form of Figure 11. The graph in Figure 11 is a hypothetical representation and different for each type of converter and resolution, varying in scale and scope. At sample rate of 500 ksps (column clock = 2.0 MHz), set power to HIGH and bias to Low. This is sufficient to keep the settling time error below the level of the quantization noise for a 14-bit converter. This yields an ADS conversion rate of 122 samples per second.

Figure 11 Bit Error vs. Clock and Power

Interrupt Latency

The ADCINC12 uses a 14-bit timer to count the number of times the input is sampled. The upper six bits of this timer are implemented in software. If the CPU is in the process of servicing an interrupt when the timer counts down to the end of the sample period, the timer continues to run and the counter continues to accumulate. When the timer interrupt is serviced and ADC output data is calculated, the counter may have counted past the correct value. Longer interrupts, higher sample rates and slower CPU clock speeds act together to increase the interrupt latency error, as shown in Figure 12. Again, this effect only exists in the ADCINC12.

Figure 12 Interrupt Latency Error

Gain Errors

There are two types of gain error, shown in Figure 13. Signal error due to scale is caused by variations in the reference and the gain channel between the input and the ADC (for example, a PGA or INSAMP) and gives an error proportional to the signal level. Offset error is caused by a mismatch of input devices in input amplifiers and in the opamp used in the ADC's integrator/comparator.

Figure 13 Typical Gain Error

Both of these errors can be easily removed by calibration to known references.

Linearity

Linearity of ADCs is measured in terms of differential non-linearity (DNL) and integral non-linearity (INL).

DNL is the deviation from a straight line from one bit to the next, as shown in Figure 14.

Figure 14 Differential Non-Linearity

DNL Error

INL is the summation of DNL errors and is characterized by a "bow" in the input/output curve, as shown in Figure 15.

Figure 15 Integral Non-Linearity

INL Error

Both forms of non-linearity are functions of the topology and construction of the converter. They cannot be calibrated out as gain and offset errors can.

The accuracy of all converters is dependent on settling of the opamp in the integrator / comparator. If the modulator is switched too fast and the opamp cannot keep up, substantial non-linearities can occur.

Figure 16 shows the typical linearity error of an ADCINC14 clocked at 2.0 MHz (500 ksps, the frequency used for characterization) and then clocked at 8.0 MHz, four times the characterization frequency. This shows that the converter can be run this fast, but it suffers significant non-linearity.

Figure 16 ADCINC14 Non-Linearity for Sample Clock = 2.0 and 8.0 MHz

For lower-resolution converters, the settling time requirements are not as severe. As a result, the converter can be clocked faster, or opamp power can be reduced, which slows down settling. For each converter at each resolution, the linearity error follows the shape of the curves of Figure 17.

Figure 17 ADC Linearity vs. Power and Clock

PHBH means that the ADC User Module's power is set to HIGH and opamp bias is set to High in the Global Resources. Clearly, the ADC must be clocked at the proper (that is, slow enough) rate to meet linearity specifications.

Delta sigma converters have increased non-linearity at specific output codes. This is an algorithmic function of the FIR filter used in the decimator. The non-linearity occurs most prominently at end-points of the scale, as shown in Figure 18.

Figure 18 Delta Sigma ADC Non-Linearity

This non-linearity is NOT a circuit problem; it is a mathematical certainty of the FIR filter in the decimator. For most suitable applications of delta sigma converters (such as continuous data, as in audio), this non-linearity is not a problem. Systems that require linear measurement all the way to the rails should not use delta sigma converters.

Noise

Noise in ADCs comes from two sources, quantization (as a function of resolution) and the circuit itself. PSoC opamps have a noise level that is low enough for the circuit-induced noise to be at or below the quantization noise level for a 14-bit converter.

The quantization noise level represents the difference between the actual signal level and its digital representation. This is shown in Figure 19.

Figure 19 Quantization Error

The quantization noise is easily calculated:

$$\varepsilon_{RMS} = \sqrt{\frac{1}{\Delta} \int_{-\frac{\Delta}{2}}^{\frac{\Delta}{2}} \varepsilon^2 d\varepsilon} = \sqrt{\frac{1}{\Delta} \cdot \frac{\varepsilon^3}{3} \Big]_{-\frac{\Delta}{2}}^{\frac{\Delta}{2}}} = \frac{\Delta}{\sqrt{12}} \quad \text{Equation 2}$$

This comes out to 0.288 times the resolution. For example, a 12-bit converter with scale of 0 to 5.0V has a noise level of 0.35 Vrms.

Double modulators guarantee ADCs with noise levels well below the quantization noise limit.

RAM Consumption

All single-instance ADC User Modules return their data in the Accumulator for outputs of eight bits or less and in registers A and X for nine bits or more (MSB in X, LSB in A). Multiple-sample ADC User Modules store their data in variables within the API and return their data in X and A with individual call routines for each data point. Storage of this data in the API requires increased RAM for larger resolution, as shown in Figure 20.

Figure 20 ADC RAM Requirements

Note The SAR6 uses zero RAM, but 100% CPU capacity during the conversion.

FLASH Consumption

Flash consumption, shown in Figure 21 on page 9, is usually the least important issue in selecting an ADC. While the SAR6 requires the minimum amount of flash (and RAM), it disrupts CPU operation while acquiring data. Variable resolutions ADCs include a lot of code for adjusting the acquired value to the specified resolution. Note that the dedicated DualADC8 has 30 percent less code space than the more universal DualADC.

Figure 21 ADC Flash Requirements

Gotchas (Caveats)

1. **SAR input stability requirement**. If the input to the SAR changes during the conversion, the result can be corrupted. The SAR input bandwidth must be substantially less than its conversion rate.

2. **Only one decimator in CY8C27/29xxx.** Since there is only one decimator, there can be only one instance of the ADCINC or any type of delta sigma converter. CY8C28xxx has four decimators and can implement four instances of ADCINC or delta sigma converter.

3. **Delta sigma not adapted to multiplexing.** The first two samples after the mux switch are lost. Account for these samples and ignore them.

4. **ADCINC12 interrupt latency.** A system busy with interrupts has a high probability of corrupting ADC data.

5. **Delta sigma endpoint non-linearity.** These converters have substantial errors at the end-points and are not suitable for rail-to-rail or full reference-to-reference conversion range.

6. **Excess clock rate errors.** An excessively high column clock does not allow the integrator/ comparator opamp to settle and results in large non-linearities across the full conversion range. Higher resolution converters are more sensitive to settling problems.

Selection Rules

1. **Use ADCINCVR**. It is initially a little tricky to set up, and it takes more blocks, but it is clearly the most flexible.

2. **If fast data is required, use DelSig.** Ensure that routines calling for DelSig data are able to keep up with the sample rate.

3. **Use DualADC8 or TriADC8 instead of DualADC or TriADC if 8-bit resolution is sufficient.** This saves code space if internally controlled continuous sample rate is not required.

4. **Use ADCINC for resource minimization.**

5. **Use ADCINC12 only if it cannot be avoided.** There is nothing good about it that is not better in some other converter.

6. **Use DelSigMulti in CY8C28xxx if multiple high speec channels are required.**

7. **Use SAR6 only if data is very slow.**

8. **If in doubt, use ADCINCVR.**

Example Projects

- DelSigADC in Continuous Sampling Mode
  http://www.cypress.com/?rID=39655

- DualADC User Module Example Project
  http://www.cypress.com/?rID=39654

- TriADC User Module Operation
  http://www.cypress.com/?rID=3725

- Interfacing a Pressure Sensor - MPXM2102A
  http://www.cypress.com/?rID=39562

Summary

There is a flavor of PSoC ADC for every application. These converters are all well suited to the signal processing capabilities of the PSoC.

About the Author

Name:	Dennis Seguine
Title:	Member of Technical Staff
	Cypress Semiconductor
Contact:	seg@cypress.com

Document History

Document Title: AN2239 - PSoC® 1 Selecting the Right ADC

Document Number: 001-33719

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	1499983	VED	09/24/2007	Converted to new application note template.
*A	3028597	SEG	09/13/2010	Updated Figure 7 on page 5.
*B	3103743	SEG	12/07/2010	Title change, added example project list.
*C	3172865	SEG	02/18/2011	Title and abstract updated to standardized format, added CY8C28xxx multi ADC references.

In March of 2007, Cypress recataloged all of its Application Notes using a new documentation number and revision code. This new documentation number and revision code (001-xxxxx, beginning with rev. **), located in the footer of the document, will be used in all subsequent revisions.

PSoC is a registered trademark of Cypress Semiconductor Corp. "Programmable System-on-Chip," PSoC Designer, and PSoC Express are trademarks of Cypress Semiconductor Corp. All other trademarks or registered trademarks referenced herein are the property of their respective owners.